
PRU Subsystem
PRU Subsystem Functional Block Diagram
32 GPO
programmable real-time (PRU)
cores
32-
PRU1 Core
(512 Bytes)
DRAM1
(512 Bytes)
4KB IRAM
30 GPI
32 GPO
• 4K Byte instruction RAM (1K
instructions) per core
512 Bytes data RAM per core
Master I/F
(to SCR2)
4KB IRAM
Interrupts to
512 Bytes data RAM per core
• PRU operation is little endian
• Includes Interrupt Controller for
system event handling
Interrupt
Controller
(INTC)
Slave I/F
(from SCR2)
Events from
Peripherals +
PRUs
• 30 input pins and 32 output
pins per PRU core (AM18x)
•
AM17x does not support PRU
AM17x does not support PRU
• Power management via single
power/sleep controller (PSC)
http://processors.wiki.ti.com/index.php/Programmable_Realtime_Unit_Subsystem
26
Comentarios a estos manuales